

# (In)GaAs MOS and MOSFETs

林耕雍



2018/10/04

# Outline

- Introduction
  - Metal-oxide-semiconductor (MOS) structure
  - MOS capacitor analysis
  - MOS field-effect transistors (MOSFETs)
- High dielectric constant ( $\kappa$ ) oxides on (In)GaAs
  - High carrier mobility materials
  - High- $\kappa$  oxides
  - *In-situ* preparation of oxide/semiconductor interfaces
- High- $\kappa$  on (In)GaAs MOSCAPs and MOSFETs
  - MBE-HfO<sub>2</sub>, Y<sub>2</sub>O<sub>3</sub> and ALD-Y<sub>2</sub>O<sub>3</sub> on GaAs MOSCAPs
  - ALD-HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> on In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs
  - Common gate MBE-Y<sub>2</sub>O<sub>3</sub> for Ge, GaSb and In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSCAPs and MOSFETs


# Semiconductor band structure

## Si band structure




# Doping in semiconductor

Doped Si: Boron (p-type), Phosphorous (n-type)




# Fermi level in semiconductor

Intrinsic




$$n \sim p$$

n-type



$$n \gg p$$

p-type



$$n \ll p$$

Mathematically


carrier conc.

$$n = \int_{E_c}^{E'_c} f(E) D(E) dE \quad (6)$$

$$p = \int_{E'_v}^{E_v} [1 - f(E)] D(E) dE \quad (7)$$



# Metal-oxide-semiconductor structure

MOS structure (**capacitor**/diode) :



## Advantages

- MOSFET-like structure
- Easy fabrication
- **Interfacial information acquired prior to device (MOSFET) processing**




# Operation principle of MOS capacitor

**Fermi level alignment** when  $V_G = 0$  (equilibrium)


Flat band condition (ideal) :  
 **$V_G = V_{FB} = 0$**  when  $\phi_{ms} = 0$

$$\phi_{ms} \equiv \phi_m - \left( \chi + \frac{E_g}{2q} - \psi_B \right) = 0 \quad \text{for } n\text{-type}$$

$$\phi_{ms} \equiv \phi_m - \left( \chi + \frac{E_g}{2q} + \psi_B \right) = 0 \quad \text{for } p\text{-type}$$



金屬 - 絕緣體 - 半導體 (MIS) 二極體的結構






電壓  $V=0$  時，理想的 MIS 二極體之能帶圖形。(a) 為  $n$  型半導體；(b) 為  $p$  型半導體

# Operation principle of MOS capacitor

Flat band condition (ideal) :


$$V_G = V_{FB} = 0$$






# Operation principle of MOS capacitor

Schematics of an MOS capacitor **under different bias modes**




# MOS capacitor analysis

MOS *capacitance-voltage* (C-V) measurement :



small amplitude ac signal  
(100 Hz to 1 MHz) on  
staircase dc bias



differential capacitance :


$$C = \frac{\Delta q}{\Delta V}$$

at some voltage  $V$

# MOS capacitor analysis


MOS **small-signal** capacitance model :

## Accumulation




**incremental** charge  
located at  
semiconductor surface

## Depletion




**Incremental** charge  
located at **bottom edge**  
of depletion region

## Inversion



**Incremental** charge  
located at  
semiconductor surface




$$C_{ox} \equiv \frac{\epsilon_{ox}}{t_{ox}}$$

oxide capacitance


$$C_{dep} \equiv \frac{\epsilon_{Si}}{X_d}$$

# MOS capacitor analysis

MOS *capacitance-voltage* (C-V) curve :



- $C_G = C_{ox}$  in the **accumulation** and **inversion** regions of operation.
- $C_G$  is smaller, and is a non-linear function of  $V_{GB}$  in the **depletion** region of operation.




$$C_{min} = \frac{C_{ox} C_{dep,min}}{C_{ox} + C_{dep,min}}$$


$$\text{where } C_{dep,min} \equiv \frac{\epsilon_{Si}}{X_{d,max}}$$

# MOS capacitor analysis

MOS *capacitance-voltage* (C-V) curve :




Simulation of C-V curve




# MOS capacitor analysis

MOS *capacitance-voltage* (C-V) curve :




Simulation of C-V curve




# MOS capacitor analysis

MOS *capacitance-voltage* (C-V) curve :



Simulation of C-V curve



# MOS capacitor analysis

Frequency dependence :

- **Low frequency**

**Charge equilibrium maintains at all times.** The capacitance is the ratio of the change in charge to the change in gate voltage, measured while the capacitor is in equilibrium.

**low frequency-  $dV_g$  is slow enough to change  $Q_{inv}$**

- **High frequency**


Under this condition, **one finds that the charge in the inversion layer does not change from the equilibrium value at the applied dc voltage.** The high frequency capacitance therefore reflects only the charge variation in the depletion layer and the (rather small) movement of the inversion layer charge.





**high frequency-  $dV_g$  is too fast to change  $Q_{inv}$**



# MOS capacitor analysis


Frequency dependence :



| Bias Condition      | Charge Equilibrium                     | Charge Distribution                                                                  | Equivalent Circuit                                                                    | Comment                                                         |
|---------------------|----------------------------------------|--------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|-----------------------------------------------------------------|
| Low frequency (LF)  | dc equilibrium<br>ac equilibrium       |   |   | $\delta Q_s = \delta Q_n$<br>ac coupling only to surface charge |
| High frequency (HF) | dc equilibrium<br>ac nonequilibrium    |  |  | $\delta Q_s = \delta Q_d$<br>ac coupling only to bulk charge    |
| Deep depletion (DD) | dc nonequilibrium<br>ac nonequilibrium |  |  | both ac and dc coupling to $Q_d$<br>$x_d > x_{dmax}$            |


# Non-ideal effects in MOS capacitor

Charges in oxide layer :



# Non-ideal effects in MOS capacitor

Interface trapped charge  $Q_{it}$  :




For the same  $V_g$ , the surface potential with  $D_{it}$  is smaller.


The  $C-V$  curve is lengthened.

# Non-ideal effects in MOS capacitor

Interface trapped charge  $Q_{it}$  :




but





- Distortion in  $C_{HF}$ -V curve  
Interface charges  $Q_{it}$  varied with  $V_{gb}$



- Peaks in  $C_{LF}$ -V curve  
 $C_{trap}$  from charging-discharging



Interface traps




# MOS field-effect transistor



**self-aligned process**

- gate patterning
- S/D imp./activ.
- S/D contact metal
- Pad metal



MOSFET  $I_D$ - $V_G$   $\frac{I_{D,sat}}{W} \propto \frac{\boxed{\kappa \epsilon_0} \boxed{\mu}}{\boxed{t_{ox}} \boxed{L_G}} (V_G - V_T)^2$


- ✓ Dimensional scaling
- ✓ High-mobility semiconductors
- ✓ High- $\kappa$  dielectrics

***But, the most important issue is the interface quality!***

# High carrier mobility materials

| Material \ Property                      | IV    |       | III-V |                                          |        |      |        |
|------------------------------------------|-------|-------|-------|------------------------------------------|--------|------|--------|
|                                          | Si    | Ge    | GaAs  | In <sub>0.53</sub> Ga <sub>0.47</sub> As | InAs   | GaSb | InSb   |
| Electron Mobility (cm <sup>2</sup> /V·s) | 1,400 | 3,900 | 8,500 | 12,000                                   | 40,000 | 3000 | 77,000 |
| Hole mobility (cm <sup>2</sup> /V·s)     | 450   | 1,900 | 400   | 450                                      | 500    | 1000 | 1250   |
| Bandgap (eV)                             | 1.11  | 0.67  | 1.42  | 0.74                                     | 0.36   | 0.72 | 0.17   |

## • High-speed and low-power logic devices




S. Takagi and M. Takenaka,  
ECS (2011)

# High dielectric constant oxides

| Dielectrics                         | SiO <sub>2</sub> | Al <sub>2</sub> O <sub>3</sub> | HfO <sub>2</sub> | Gd <sub>2</sub> O <sub>3</sub> | Y <sub>2</sub> O <sub>3</sub> | La <sub>2</sub> O <sub>3</sub> |
|-------------------------------------|------------------|--------------------------------|------------------|--------------------------------|-------------------------------|--------------------------------|
| Dielectric constant                 | 3.9              | 9                              | 20               | 14                             | 15-24                         | 30                             |
| Band gap (eV)                       | 8.9              | 8.7                            | 5.7              | 5.8                            | 5.8                           | 4.3                            |
| Conduction band offset to GaAs (eV) | 3.3              | 3.2                            | 1.51             | 1.55                           | 2.2                           | 2.4                            |
| Valence band offset to GaAs (eV)    | 4.2              | 4.1                            | 2.79             | 2.85                           | 2.1                           | 0.5                            |


# *In-situ* prepared oxide/semi. interfaces






# Direct Deposition of High- $\kappa$ Oxides

Interfacial layer free !!




W. C. Lee, *et al.*, J. Cryst. Growth, 278, 619 (2005).



T. D. Lin, *et al.*, J. Cryst. Growth, 301, 386 (2007).

ALD- and MBD- $\text{Y}_2\text{O}_3$  on (In)GaAs

S. Y. Wu, *et al.*, MEE 147, 310 (2015), and P. Chang *et al.*, Appl. Phys. Express 4 114202 (2011).



M. Hong, *et al.*, J. Vac. Sci. Technol. B 14(3), 2297 (1996), and Appl. Phys. Lett. 76, 312 (2000).


ALD- and MBD- $\text{HfO}_2$  on (In)GaAs

T. D. Lin, *et al.*, Appl. Phys. Lett. 103, 253509 (2013).


Molecular-beam-deposited and ALD oxides

ALD- and MBD- $\text{Y}_2\text{O}_3$  on GaSb


R. L. Chu, *et al.*, Appl. Phys. Lett. 105, 182106 (2014).




L. K. Chu, *et al.*, J. Cryst. Growth, 311, 2195 (2009).



L. K. Chu, *et al.*, Appl. Phys. Lett. 94, 202108 (2009).




W. C. Lee, *et al.*, J. Cryst. Growth, 311, 2187 (2009).



T. D. Lin, *et al.*, Appl. Phys. Lett. 93, 033516 (2008).

# GaAs MOS capacitor structure




## GaAs MOSCAPs process flow

- MBE prepared GaAs(001)-4×6 surface
- Deposition of ALD-Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>
- Post deposition annealing  
(900°C 60s N<sub>2</sub> for Y<sub>2</sub>O<sub>3</sub> samples)
- 100nm Ni metal gate formation
- Ti/Au as back contact electrodes



# Amorphous MBE-HfO<sub>2</sub> for GaAs passivation

## CV characteristics



- **Amorphous thin HfO<sub>2</sub>** intended to prevent multi-domain HfO<sub>2</sub> crystal when annealed  $> 600^\circ\text{C}$
- **Thermal stability  $> 900^\circ\text{C}$**
- $D_{it} < 1 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$   
**min.  $1.3 \times 10^{11} \text{ eV}^{-1}\text{cm}^{-2}$**



## JE characteristics & STEM image




**900°C-annealed sample**

# Single crystalline MBE- $\text{Y}_2\text{O}_3$ for GaAs passivation

RHEED: GaAs (001)-4x6





RHEED: MBE- $\text{Y}_2\text{O}_3$ (110)





- Single crystalline  $\text{Y}_2\text{O}_3$ (110) on GaAs(001) similar to structure of  $\text{Gd}_2\text{O}_3$ (110) on GaAs(001)
- Thermal stability  $> 900^\circ\text{C}$
- $D_{it} \sim (3-5) \times 10^{11} \text{ eV}^{-1}\text{cm}^{-2}$

CV characteristics  
– Comparison with ALD- $\text{Al}_2\text{O}_3$  passivation

## MBE- $\text{Y}_2\text{O}_3$ passivation



## ALD- $\text{Al}_2\text{O}_3$ passivation







# Single crystalline ALD- $\text{Y}_2\text{O}_3$ for GaAs passivation

RHEED:  
ALD- $\text{Y}_2\text{O}_3(110)$  on GaAs (001)-4x6


GaAs(001)  
surface




$\text{Y}_2\text{O}_3(110)$   
1.0 nm



$\text{Y}_2\text{O}_3(110)$   
2.3 nm



TEM



S. Y. Wu, M. Hong, et al, *Microelectron. Eng.* **147**, 310-313 (2015)

K. Y. Lin, L. B. Young, M. Hong, et al, *Microelectron. Eng.* **178**, 271-274 (2017)

# Single crystalline ALD- $\text{Y}_2\text{O}_3$ for GaAs passivation

CV characteristics



**In-situ MBE + ALD**

**He 900°C 10s + FGA**


Y. C. Chang, M. Hong, et al, APL **97**, 112901 (2010)

Y. H. Lin, M. Hong, et al, APEX **9**, 081501 (2016)



T. W. Chang, M. Hong, et al, unpublished (2017)



**$D_{it}$  distribution**



**$\text{N}_2$  900°C 60s + FGA**





- Single crystalline  $\text{Y}_2\text{O}_3$  on GaAs
- Thermal stability  $> 900^\circ\text{C}$
- $D_{it} \sim (2-3) \times 10^{11} \text{ eV}^{-1}\text{cm}^{-2}$
- No mid-gap peak

# Ex-situ and in-situ ALD- $\text{Al}_2\text{O}_3$ for GaAs passivation



## ALD- $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{GaAs}(001)$ with $\text{NH}_4\text{OH}$ surface pretreatment

T. Yang, P. D. Ye, R. M. Wallace et al., *Appl. Phys. Lett.*, **91**, 142122 (2007)




## ALD- $\text{Al}_2\text{O}_3/\text{n-GaAs}(001)$ with $\text{AlN}$ interfacial passivation layer

T. Aoki et al., *Appl. Phys. Lett.*, **105**, 033513 (2014)




## ALD- $\text{Al}_2\text{O}_3/\text{GaAs}(001)$ with $(\text{NH}_4)_2\text{S}$ surface pretreatment

D. Shahrjerdi, et al. *Appl. Phys. Lett.*, **92**, 203505 (2008)



## ALD- $\text{Al}_2\text{O}_3/\text{n-GaAs}(001)$ without surface pretreatments


Y. H. Chang, M. Hong et al., *Microelectron. Eng.*, **88**, 1101-1104 (2011)



# Ex-situ ALD- $\text{Al}_2\text{O}_3$ for GaAs passivation


## ALD- $\text{Al}_2\text{O}_3$ /GaAs(001) with **AlN** interfacial passivation layer

T. Aoki, et al. Appl. Phys. Lett. **105**, 033513 (2014)



## ALD- $\text{Al}_2\text{O}_3$ /GaAs(001) with **(NH<sub>4</sub>)<sub>2</sub>S** surface pretreatment

G. Brammertz et al. Appl. Phys. Lett. **93**, 183504 (2008)



**The  $D_{it}$  spectrum shows a midgap peak!**




# Ultimate CMOS – ALD-HfO<sub>2</sub>/MBE-In<sub>0.53</sub>Ga<sub>0.47</sub>As

T. D. Lin, et al. APL **100**, 172110 (2012)


## CV characteristics

HfAlO/HfO<sub>2</sub> (0.8nm)/In<sub>0.53</sub>Ga<sub>0.47</sub>As


PDA 800°C




## D<sub>it</sub> distribution



## CET projection



## XPS




- Tetra-valence oxide HfO<sub>2</sub> do passivate In<sub>0.53</sub>Ga<sub>0.47</sub>As
- Thermal stability > 800°C
- D<sub>it</sub> ~ (6-20) × 10<sup>11</sup> eV<sup>-1</sup>cm<sup>-2</sup> without mid-gap peak
- EOT ~ 0.9 nm achieved

# Ultimate CMOS – ALD- $\text{Al}_2\text{O}_3$ /MBE- $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

M. Hong, et al., APL **111**, 123502 (2017)



## HR-SRPES



**$\text{AsO}_x$ -free interface**



**$\text{AsO}_x$  remained**

## Self-aligned inversion-channel device




## Benchmark

- ★ This Work (*in-situ* ALD- $\text{Al}_2\text{O}_3$ /InGaAs)
- NTU/NTHU (ALD- $\text{HfO}_2$ /InGaAs)<sup>[20]</sup>
- NTU/NTHU (MBE- $\text{Y}_2\text{O}_3$ /InGaAs)<sup>[19]</sup>
- NTHU (MBE-GGO/InGaAs)<sup>[18]</sup>
- ★ This Work (*ex-situ* ALD- $\text{Al}_2\text{O}_3$ /InGaAs)
- Intel (High-k/InGaAs)<sup>[26]</sup>
- ▲ IMEC (ALD- $\text{Al}_2\text{O}_3$ /InGaAs)<sup>[25]</sup>
- ▲ University of Texas at Austin (ALD- $\text{Al}_2\text{O}_3$ /InGaAs)<sup>[17]</sup>
- ◆ Purdue University (ALD- $\text{Al}_2\text{O}_3$ /InGaAs)<sup>[16]</sup>
- ◆ National University of Singapore (ALD- $\text{Al}_2\text{O}_3$ /InGaAs)<sup>[27]</sup>






# Ultimate CMOS – ALD- $\text{Al}_2\text{O}_3$ /MBE- $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

M. Hong, et al., APL **111**, 123502 (2017)





# Common gate MBE-Y<sub>2</sub>O<sub>3</sub> for Ge passivation


Ge



Root mean square surface roughness ( $R_q$ ) is around 3.5 Å in a 1x1 μm<sup>2</sup> area.



Root mean square surface roughness ( $R_q$ ) is around 1 Å in a 1x1 μm<sup>2</sup> area.






L.K. Chu et al., J. Crystal Growth 311, 2195 (2009)

R.L. Chu et al., Appl. Phys. Lett. 104, 202102 (2014)



# Common gate MBE- $\text{Y}_2\text{O}_3$ for GaSb passivation

GaSb






R.L. Chu et al., Appl. Phys. Lett. 104, 202102 (2014)


R.L. Chu et al., Appl. Phys. Lett. 105, 182106 (2014)

# Common gate MBE- $\text{Y}_2\text{O}_3$ for InGaAs passivation




(In)GaAs









# Common gate MBE- $\text{Y}_2\text{O}_3$ for semiconductors



Root mean square surface roughness ( $R_q$ ) is around 3.5 Å in a 1x1  $\mu\text{m}^2$  area.



Root mean square surface roughness ( $R_q$ ) is around 1 Å in a 1x1  $\mu\text{m}^2$  area.



L.K. Chu et al., J. Crystal Growth 311, 2195 (2009)


R.L. Chu et al., Appl. Phys. Lett. 104, 202102 (2014)

R.L. Chu et al., Appl. Phys. Lett. 105, 182106 (2014)



P. Chang et al., Appl. Phys. Express 4, 114202 (2011)

# Fabrication process for E-mode MOSFETs

C. H. Fu, et al., Microelectron. Eng. 147, 330-334 (2015)





## Process flow for Self-aligned MOSFET





# Electrical characteristics of MOSFETs

C. H. Fu, et al., Microelectron. Eng. 147, 330-334 (2015)



- n-Ge
- ◆  $W/L = 400/4 \mu\text{m}/\mu\text{m}$
  - ◆  $I_{D,\text{max}} = \mathbf{98 \text{ mA/mm}}$   
@  $V_G = -3\text{V}$ ,  $V_D = -3.5\text{V}$
  - ◆  $G_{m,\text{max}} \sim \mathbf{42 \text{ mS/mm}}$   
@  $V_D = -3.5\text{V}$
  - ◆  $\mu_{\text{FE}} = 241 \text{ cm}^2/\text{V}\cdot\text{s}$

- n-GaSb
- ◆  $W/L = 10/1 \mu\text{m}/\mu\text{m}$
  - ◆  $I_{D,\text{max}} = \mathbf{130 \text{ mA/mm}}$   
@  $V_G = -1.5\text{V}$ ,  $V_D = -1.5\text{V}$
  - ◆  $G_{m,\text{max}} \sim \mathbf{90 \text{ mS/mm}}$   
@  $V_D = -1.5\text{V}$
  - ◆  $\mu_{\text{FE}} = 200 \text{ cm}^2/\text{V}\cdot\text{s}$

- p-In<sub>0.53</sub>Ga<sub>0.47</sub>As
- ◆  $W/L = 10/1 \mu\text{m}/\mu\text{m}$
  - ◆  $I_{D,\text{max}} = \mathbf{1440 \text{ mA/mm}}$   
@  $V_G = 2.5\text{V}$ ,  $V_D = 2\text{V}$
  - ◆  $G_{m,\text{max}} \sim \mathbf{770 \text{ mS/mm}}$   
@  $V_D = 2.5\text{V}$
  - ◆  $\mu_{\text{FE}} = 2100 \text{ cm}^2/\text{V}\cdot\text{s}$

# Electrical characteristics of MOSFETs

## In<sub>0.53</sub>Ga<sub>0.47</sub>As inversion channel nMOSFET

| Dielectrics                                                   | L <sub>G</sub><br>(μm) | I <sub>d, max</sub><br>(μA/μm) | I <sub>d</sub> × L <sub>G</sub><br>(μA) | G <sub>m, max</sub><br>(μS/μm) | G <sub>m</sub> × L <sub>G</sub><br>(μS) | S.S.<br>(mV/dec.) | I <sub>on</sub> /I <sub>off</sub> | μ <sub>FE</sub> (cm <sup>2</sup> /Vs) <sup>a</sup> |           |
|---------------------------------------------------------------|------------------------|--------------------------------|-----------------------------------------|--------------------------------|-----------------------------------------|-------------------|-----------------------------------|----------------------------------------------------|-----------|
| ALD-Al <sub>2</sub> O <sub>3</sub>                            | 0.5                    | 430                            | 215                                     | 160                            | 80                                      | 240               | 4×10 <sup>3</sup>                 | 1200                                               | Purdue U  |
| UHV Al <sub>2</sub> O <sub>3</sub> /GGO                       | 1                      | 1050                           | 1050                                    | 714                            | 714                                     | -                 | -                                 | 1300                                               |           |
| MOCVD HfAlO                                                   | 0.25                   | 420                            | 105                                     | 45.3                           | 11.3                                    | 200               | -                                 | -                                                  | NUS       |
| ALD-Al <sub>2</sub> O <sub>3</sub>                            | 0.6                    | 678                            | 406                                     | 354                            | 212                                     | 194               | -                                 | -                                                  |           |
| ALD-Al <sub>2</sub> O <sub>3</sub> /HfO <sub>2</sub>          | 1                      | 1500                           | 1500                                    | 840                            | 840                                     | 103               | 10 <sup>4</sup>                   | 1100                                               |           |
| Not listed                                                    | 0.03                   | ~1200                          | 36                                      | 2230                           | 66.9                                    | -                 | ~10 <sup>4</sup>                  | 1000                                               | IBM       |
| Al <sub>2</sub> O <sub>3</sub> /Y <sub>2</sub> O <sub>3</sub> | 1                      | 1440                           | 1440                                    | 770                            | 770                                     | 97                | 10 <sup>4</sup>                   | 2100                                               | This work |

## Ge inversion channel pMOSFET

|                                                               |       |      |     |     |     |     |                   |      |           |
|---------------------------------------------------------------|-------|------|-----|-----|-----|-----|-------------------|------|-----------|
| HfO <sub>2</sub> /SiON/GeON                                   | 5     | 30   | 150 | -   | -   | 102 | 10 <sup>3</sup>   | ~300 | NUS       |
| HfO <sub>2</sub> /Si(SiO <sub>2</sub> )                       | 0.125 | 1360 | 170 | -   | -   | 100 | 10 <sup>5</sup>   | 358  | Leuven    |
| SiO or Al <sub>2</sub> O <sub>3</sub> /GeO <sub>2</sub>       | 200   | 0.4  | 80  | -   | -   | 120 | -                 | 400  | Tokyo U   |
| HfO <sub>2</sub> /GeO <sub>2</sub>                            | 10    | 37.8 | 378 | -   | -   | 85  | 10 <sup>3</sup>   | 396  | NUS       |
| GGO                                                           | 1     | 496  | 496 | 178 | 178 | -   | -                 | 389  |           |
| Al <sub>2</sub> O <sub>3</sub> /GeO <sub>x</sub>              | 50    | 1.5  | 75  | -   | -   | -   | ~10 <sup>2</sup>  | 526  | Tokyo U   |
| Al <sub>2</sub> O <sub>3</sub> /Y <sub>2</sub> O <sub>3</sub> | 4     | 98   | 392 | 43  | 172 | -   | 5×10 <sup>2</sup> | 241  | This work |

C. H. Fu, et al., Microelectron. Eng. 147, 330-334 (2015)

## GaSb inversion channel pMOSFET

|                                                               |   |      |     |    |    |     |                 |      |             |
|---------------------------------------------------------------|---|------|-----|----|----|-----|-----------------|------|-------------|
| Al <sub>2</sub> O <sub>3</sub>                                | 5 | ~0.6 | 3   | -  | -  | 250 | 100             | ~270 | Stanford U  |
| Al <sub>2</sub> O <sub>3</sub>                                | 6 | 4    | 24  | -  | -  | 250 | 10 <sup>3</sup> | 160  | CAS Beijing |
| Al <sub>2</sub> O <sub>3</sub>                                | 2 | 10   | 20  | -  | -  | 400 | ~10             | 25   | Tokyo U/NTT |
| Al <sub>2</sub> O <sub>3</sub> /Y <sub>2</sub> O <sub>3</sub> | 1 | 130  | 130 | 90 | 90 | 147 | 10 <sup>3</sup> | 200  | This work   |

Thank you for your attention!